

C MOS  
REVIEW



CHECK TEXTBOOK TO CORRECT  
ANY ERRORS.

TWEEDON

# REVIEW NOTES I

(1)

## N-CHANNEL ENHANCEMENT MODE MOSFET



IN SATURATION REGION  $V_{DS} \geq V_{GS} - V_T$

$$I_{DS} = \frac{W}{L} \frac{k_p}{2} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

$W, L$  = gate width & length,  $V_T$  = Threshold Voltage  $\approx 0.8V$

$$k_p = \frac{\mu_n C_{ox}}{t_{ox}} = \frac{\mu_n \epsilon_{ox}}{t_{ox}} \approx \frac{4 \mu_n \epsilon_0}{t_{ox}} = \text{PROCESS TRANSCONDUCTANCE}$$

$C_{ox}$  = CAPACITANCE/UNIT AREA,  $\mu_n$  = Electron mobility  
 $t_{ox}$  = OXIDE THICKNESS, TYPICAL  $k_p \approx 20 \mu A/V^2$

$$\text{Output Resistance} = \frac{1}{dI_{DS}/dV_{DS}} \approx \frac{1}{\lambda I_{DS}} = R_{DS}$$

Note:  $\frac{k_p}{2}$  = MOSIS  $K'$  in process data

( $\lambda$  = CHANNEL LENGTH MODULATION PARAM.)

(2)

In Triode Region.  $V_{DS} < V_{GS} - V_T$


$$I_{DS} = k_p \frac{W}{L} \left[ (V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

here DRAIN-SOURCE BEHAVES LIKE A VOLTAGE VARIABLE RESISTOR where

$$R_{DS} = \frac{1}{k_p \frac{W}{L} (V_{GS} - V_T)}$$

Similarly

ENHANCEMENT MODE PFET



BOOK USES  
DIFFERENT  
CONVENTION!

Note: Different direction,  $i_D$  "out" of DRAIN  
Also  $V_T$  AND  $V_{GS}$  ARE TYPICALLY NEGATIVE

$$I_D = \frac{W}{L} \frac{k_p}{2} (V_{GS} - V_T)^2 (1 + |\lambda V_{DS}|)$$


## Body Effect

3

IF SOURCE IS NOT CONNECTED TO BULK

$$V_T = V_{T0} + \gamma \left( \sqrt{|2\phi_s| + V_{SB}} - \sqrt{|2\phi_s|} \right)$$

↑ NORMALLY POSITIVE FOR N-CHANNEL



$$\phi_s \approx -0.3V$$

So  $V_T$  INCREASES AS  $V_{SB}$  INCREASES.

CONSIDER



U.S.




CAUTION THIS SINCE NO P-WELL

IN OUR PROCESS ALL NFETS BULK IS GROUND  
SO! LEFT CASE HOLDS!

# Small Signal Models

4



IN SATURATION

$$g_m = \frac{d i_D}{d V_{gs}} = \frac{\omega}{L} t_{p} (V_{gs} - V_T) (1 + \lambda V_{ds})$$

$$\approx \frac{\omega}{L} t_{p} (V_{gs} - V_T)$$

$$= \sqrt{2 \frac{\omega}{L} t_{p} i_D}$$

AND

$$R_o = \frac{1}{\lambda i_{Ds}} \quad \text{AS BEFORE.}$$


Another useful form, where  $i_D \approx \frac{\omega}{L} \frac{t_p}{2} (V_{gs} - V_T)^2$

$$g_m \approx \frac{\omega}{L} t_p (V_{gs} - V_T) = \frac{2 i_D}{V_{gs} - V_T}$$





(5)

# ADDING CAPACITANCES



CONSIDER

- ① CURRENT SOURCE IN
- ② SHORT CIRCUIT OUT



$$\frac{i_{out}}{i_{in}} = \frac{g_m V_{gs}}{i_{in}} = \frac{g_m \frac{i_{in}}{j\omega(C_{gs} + C_{gd})}}{i_{in}} = \frac{g_m}{\omega(C_{gs} + C_{gd})}$$



Unity Gain Frequency Figure of Merit

$$f_T = \frac{\omega_T}{2\pi} = \frac{g_m}{2\pi(C_{gs} + C_{gd})}$$

# CMOS Circuits

(6)

## Current Mirror



IN ABOVE, "minimum voltage"  
OF USEFUL RANGE IS WHEN OUTPUT  
FET IS IN SATURATION, I.E.


KEEP  $V_{DS} \geq V_{GS} - V_T$  AT output

IN FIRST CASE ABOVE, note


$$R_o \approx \frac{1}{\lambda i_2}$$

## OTHER CURRENT SOURCES!

(7)



## Example SIMPLIFIED ANALYSIS



if  $R$  is very LARGE,  $V' \approx V_T$


$$\text{So } i_1 \approx \frac{V_{DD} - V_T}{R} \approx i_2$$



## Higher OUTPUT IMPEDANCE SOURCE


8

### (Wilson Current Mirror)



DISADVANTAGE: output voltage must be higher to bias 2 devices in output.


### EVEN BETTER (MODIFIED WILSON)



Note

9

"Diode Connected" FET




ABOVE  $V_T$ ;  $V > V_T$   
FET IS "ON" ( $i > 0$ )

BELOW  $V_T$ ;  $V < V_T$   
FET IS "OFF" ( $i = 0$ )

# Differential Amplifier

(10)



$$N_{o1} = -g_m (R \parallel r_o) \frac{N_i}{2}$$

$$N_{o2} = -g_m (R \parallel r_o) \left( -\frac{N_i}{2} \right)$$

$$r_o = \text{FET OUTPUT RESISTANCE} = \frac{1}{\lambda I_D} = \frac{2}{\lambda I}$$

$$N_o = N_{o2} - N_{o1} = g_m (R \parallel r_o) N_i$$

$$\text{DIFFER. GAIN} = \frac{N_o}{N_i} = g_m (R \parallel r_o)$$

$$\text{Recall } g_m \approx \frac{1}{L} k_p (V_{GS} - V_T) = \sqrt{2 \frac{W}{L} k_p I_D}$$

$$= \frac{2 I_D}{V_{GS} - V_T}$$

So

$$\text{DIFF GAIN} \approx \sqrt{\frac{W}{L}} I k_p (R \parallel r_o) = \frac{I (R \parallel r_o)}{V_{GS} - V_T}$$

(11)

$$\text{Since } r_o \approx \frac{2}{\lambda I}$$

$$\text{DIFF GAIN} = \frac{v_o}{v_i} = \frac{I(R \parallel r_o)}{V_{GS} - V_T} = \frac{I(R \parallel \frac{2}{\lambda I})}{V_{GS} - V_T}$$

$$\text{MAX GAIN IS } R \rightarrow \infty, R \parallel \frac{2}{\lambda I} \Rightarrow \frac{2}{\lambda I}$$

$$\text{MAX GAIN} = \frac{2}{\lambda (V_{GS} - V_T)}$$

Similarly

$$\text{DIFF GAIN} = \sqrt{\frac{\omega}{L} k_p I} (R \parallel r_o) = \sqrt{\frac{\omega}{L} k_p I} (R \parallel \frac{2}{\lambda I})$$

$$\text{MAX GAIN} \approx \sqrt{\frac{\omega}{L} k_p I} \left( \frac{2}{\lambda I} \right)$$

$$= \sqrt{4 \frac{\omega}{L} k_p \left( \frac{1}{I} \right) \left( \frac{1}{\lambda^2} \right)}$$


So Higher Gain

- INCREASE  $\omega/L$

- REDUCE  $I$

## Active Load

12



Current mirror drives  $i_1$  down on right top  
so get  $2x$  current.

However, get  $\frac{1}{2}$  voltage since out put here  
isnt differential (it is single-ended)

So these two effects cancel

Finally  $R = r_o$  since it is replaced  
By the upper FET


$$\text{So } \Rightarrow \text{GAIN} = \frac{V_o}{V_i} = g_m (r_o || r_o) = g_m \frac{r_o}{2}$$

$$= \frac{1}{\lambda (V_{gs} - V_T)} = \frac{1}{\lambda I} \sqrt{\frac{W}{L} k_p I}$$

$$= \sqrt{\frac{W}{L} k_p} \left( \frac{1}{\lambda^2 I} \right)$$



# Implementation



← NFETS MUST HAVE BULK GROUNDING IN OUR PROCESS  
SO BULK EFFECT ON  $V_T$

# BETTER




ALL DEVICES BULK CONNECTED TO SOURCE.

Finally

14

ADD SOURCE FOLLOWER w/ a choe load



SOURCE FOLLOWER

$$GAIN \approx 1$$

$$R_{OUT} \approx \frac{1}{g_{m0}}$$

⇒ LOWER OUTPUT IMPEDANCE

⇒ LARGER BANDWIDTH.

(DRIVING CAPACITANCE.)

# Simple Bias Scheme

BIAS

Amplifier

